With the continuous scaling down of metal-oxidesemiconductor field-effect transistor (MOSFET), negative bias temperature instability (NBTI) has become one of the dominant reliability concerns in advanced CMOS processes.
With the continuous scaling down of metal-oxidesemiconductor field-effect transistor (MOSFET), negative bias temperature instability (NBTI) has become one of the dominant reliability concerns in advanced CMOS processes. [1−5] As the dc stress neglects the recovery effect in the device, people pay more and more attention to the ac stress on the PMOSFETs. With the help of detrapping of the oxide charges and passivation of interface states, the recovery effect comes forth. As PMOSFETs can be used in multiple modes or biases in analog-like operation, the effect of devices under different magnitudes of negative biases has been studied. [6] In the previous papers, when the magnitude of the latter negative bias is smaller than that of the former, there will be a recovery. When the latter is larger than the former, a continuous degradation will come forth. This is mainly because of the recovery caused by the detrapping of the oxide positive charges. However, most of the studies are based on the ultra thin oxide devices. Little attention has been given to the thicker oxide devices so far. As devices with different-thickness oxide would be used in many kinds of circuit, it is important to study the mechanisms of different thicknesses oxide. In conventional NBTI study, the experiments are carried out by a stress-interrupt measurement method. However, in this way, the time for the parameters testing would have strong influence on the parameter extraction for NBTI degradation due to the transient effect of the shallow trapped charge in the oxide, which leads to an underestimated degradation shift. For more accurate parameter extraction, the real time testing method is adopted, which can obtain the I d in real time to avoid the effect of measurement time.
In this Letter, we study the behaviors of consecutive negative bias stresses with different magnitudes in devices with different oxide thicknesses. The behavior of degradation or recovery is related closely to the oxide thickness. During the consecutive negative bias stresses with different magnitudes, there are two factors affecting the behavior: oxide positive charges and interface states. The two factors play different roles in different-thickness oxide devices. The mechanisms will be given in the following in more detail.
The PMOSFETs used in this study are of surface channel. They were manufactured by a 90-nm process technology with lightly doped drain (LDD) structure and shallow trench isolation (STI) scheme. The oxide is fabricated by the decoupled-plasma-nitridation (DPN) process with 1.4 nm, 4 nm and 7 nm thicknesses and the operation drain voltages are 1.0 V, 1.8 V and 2.5 V respectively. A high-precision semiconductor parameter analyzer Agilent B1500A was used to complete the tests. All stress testings were performed at 120
• C in a dark box.
In the real time measurement of the experiments, a very small drain voltage is applied to the drain while negative bias stress is applied to the gate and 017301-1 terminals are grounded. As the drain voltage is small enough, the effect of the drain voltage on the NBTI degradation can be ignored. Therefore, we can sample the drain current in real time and obtain the results without measuring effect. Then, the NBTI effect can be studied under real time condition which can avoid the effect of measurement time. Fig. 1(b) . The drain currents become larger with the time increasing. The results are consistent with Ref. [6] . The recovery may be the results of the detrapping of the oxide positive charges. However, the effect of interface states is neglected, and there are no other devices with different-thickness oxide tested in Ref. [6] . In the following, we study the effect of the devices with thicker oxide under the similar conditions.
In the experiments, the devices with 4 nm oxide are used. In the degradation time, the gate stress V gstress = −3.6 V is applied, and the devices show regular degradation (not shown here). After the degradation process, the gate stress V grecovery = −1.0 V is applied. Similar to the results of the 1.4 nm devices, the drain current becomes larger, and recovery is presented as shown in Fig. 2 . In order to study the phenomenon in detail, the stress is applied V gstress = −3.6 V, V grecovery = −1.0 V, then another cycle V gstress = −3.6 V, V grecovery = −1.0 V, and then the third cycle V gstress = −3.6 V, V grecovery = −1.0 V, namely, three cycles of stress are applied to the devices. The three curves of Fig. 2 present the recoveries of three cycles. With the cycle number increasing, the final degradation becomes larger. These results are also consistent with the previous studies. However, when V grecovery changes into −2.0 V, there is no recovery but degradation as shown in Fig. 3(a) . This is different from that of the device with 1.4 nm oxide. When the cycle number increases, the magnitude of degradation becomes larger. Figure  3 The real time measurement results of devices with 4 nm oxide are different from that of devices with 1.4 nm oxide. In the 1.4 nm devices, there is recovery coming forth when the latter stress is smaller than the former. However, in the 4 nm devices, there will be recovery when the latter stress is low enough, and there is still degradation when the latter stress is not very low. In the following, we discuss the theory resulting in the difference between the devices with different oxide thicknesses.
When the degradation stress V gstress is applied, there are interface states and oxide charges generated. These are the reasons which degrade the devices. [7−9] In the 1.4 nm devices, when V grecovery applied is smaller than V gstress , there is still a negative gate voltage applying a forward reaction force. Si-H bonds can be broken and new interface states can be generated. However, we have not observed the continued degradation but recovery. The recovery under negative gate voltage can only be caused by the detrapping of holes trapped in oxide. With the effect of electric field under V gstress , some holes in the inversion layer can tunnel into oxide and be trapped in the traps above the Fermi level. With increase of the positive charges in the oxide and the interface states at the interface, the drain current becomes smaller gradually. Under the successive lower V grecovery , some traps filled by holes go below the Fermi level and these positive charges will detrap from the traps. Therefore, the drain current becomes larger with the effect of smaller opposite electric field. NBTI recovery appears under NBT stress. The processes and mechanism of degradation and recovery caused by holes for the 1.4 nm devices are illustrated in Fig. 4(a) .
For the 4 nm devices, the process of holes trapping and detrapping in the oxide is almost the same to that for 1.4 nm devices. However, as the 4 nm oxide is much thicker and the gate voltage stress is much larger, there are also some key differences compared to the 1.4 nm devices. Under the higher gate voltage stress, besides the traps with shallower position and higher energy level, some holes may obtain more energy to fill the traps with deeper position and higher energy level, as shown in Fig. 4(b) . When V grecovery is applied, the positive charges will detrap mainly from the traps with shallower position and lower energy level, and those trapped in the deeper position and higher energy will have hardly effect on the recovery. When the applied V grecovery is very low, the amount of the interface states generated is very small. Therefore, though the relative amount of the oxide charges available for detrapping decreases, the net charges inducing NBTI are decreasing, which results in the recovery effect, as shown in Fig. 2 . Under the condition that V grecovery or the electric field is not very low, the relative amount of the detrapping oxide charges becomes smaller further while the interface states becomes larger. Then, the detrapping of oxide charges can not compensate for the generation of the interface traps. Thus, the degradation effect exceeds the recovery, leading to the degradation phenomena during the recovery stress phase finally, as shown in Fig. 3 . Next, the devices with 7 nm oxide thickness are used in the experiments, and the results are shown in Fig. 5 . After V gstress , different V grecovery are applied to the devices respectively. From Fig. 5(a) , we can see that when V grecovery is −1 V, the devices already show degradation. This is because the much higher V gstress makes the holes have a larger probability to get into the oxide traps with deeper position and higher energy level. Then the oxide charges that can be detrapped are decreased further. Then the small V grecovery is applied, and the electric field is also small, however, the degradation also gets larger than the recovery. With the increasing V grecovery , the amount of the degradation during the "recovery" time gets larger as shown in Fig. 5(b) .
In summary, we have studied the degradation and recovery of NBTI by the real time method. From the experimental results, we can reach some conclusions. During the "recovery" time, the final results are closely related to the magnitude of V grecovery and the thickness of the oxide. In the devices with thin oxide, the trapped charges are in the shallower position and lower energy level. When V grecovery is applied, the oxide charges are easy to be detrapped. The recovery effect is larger than the degradation caused by the generation of interface states. In the devices with thick oxide, considerable oxide charges are in the traps with deeper position and higher energy level during the V gstress process. This makes the recovery become smaller, and the degradation caused by the generation of the interface states exceeds the recovery effect. Finally, the degradation phenomenon comes forth. The experimental results of the devices with 4 nm and 7 nm oxide thicknesses have proved the mechanism.
